The present invention generally related to integrated circuit (IC) structures and more particularly, to an improved antifuse structure for use in programming redundant ele ments of an IC chip or in customizing IC chips.
2. Background Art In integrated circuit technology, there is often a need for supplying discretionary connections to discretionary circuits that, once established, are permanent. For example, discre tionary connections are often used: 1) to program field programmable gate arrays (FPGAs), 2) to program read only memories (ROMs), 3) for swapping redundant circuits or circuit elements for defective circuits or circuit elements, or 4) for providing user programmable features in ICs. For example, to repaira dysfunctional memory cellin a dynamic random access memory (DRAM) array, the defective array cells (i.e., one or more rows or columns of cells) are disabled, and a discretionary connection is selected and enabled to enable functional redundant array elements which will be addressed instead of the disabled array cells.
Often, discretionary connections are made with either "fusible" links or "antifusible" links. Afusible link, provides a closed connection when originally fabricated. The fusible linkis then selectively blown to provide an open connection. The fusible link may be melted by applying an electric current through it; in other cases, a laser beamis used to melt the link.
However, the use of laser-blown fuses poses several problems. Often, the blowing of a fusible link does not result in an adequate disconnection. Dielectric layers, which are often deposited on top of the fusible elements and not uniformly thick from wafer to wafer, may cause the laser fuse flow to fail because different fuse elements receive different laser doses. Moreover, even if the fuse is blown, if a large enough gap is not created then the condition known as "healing" is likely to occur under conditions of high voltage and elevated temperatures, wherein by electromi gration the two parts of the link re-establish an interconnec tion. This situation is particularly troublesome because ini tial circuit testing may indicate that the circuit is working properly, whereas over time (and in the field) the two parts of the link may re-fuse and the IC may become unreliable.
A typical antifusible link, on the other hand, is made from a capacitor that provides an open connection when originally fabricated. The capacitor usually consists of two conductors or semiconductor materials having some kind of dielectric or insulating material between them. A silicon nitride dielectric layer interposed between two conductively-doped silicon conductors is one common type. During programming the capacitor plates are shorted to provide a closed connection, by applying a voltage across the dielectric layer that exceeds its breakdown voltage. A typical example of a capacitor antifuse can be found in U.S. Pat. No. 5,257,222, the teachings of which are herein incorporated by reference. Additionally, for an example of a fuse using a transistor, U.S. Pat. No. 5,019.878, teaches of a programmable interconnect or cell using silicided MOS transistors, the teachings of which are herein incorporated by reference.
As circuit integration has increased, I/O circuit fails have increased due to structural melt-downs caused by electro static discharge (ESD) shorting of the circuitry. In fact, ESD Many people have successfully designed around the ESD problem that causes ICs to short. Despite the presence of this commonly recurring problem in the industry, no one has taken advantage of the predictability of the shorts. Instead, this ESD problem has been uniformly viewed as an industry pariah.
SUMMARY OF THE INVENTION
One aspect of the invention comprises a programmable NFET device made of MOS material and formed at a face of a semiconductor layer having n-type doped source and drain regions, and a p-type doped channel region separating the source and drain regions. The device is programmed by applying a high voltage to the NFET drain to form a hotspot located along the channel width of the drain and thereby forming a bridge, which now has less resistance than the surrounding channel material, to the NFET source.
It is another aspect of the present invention to provide an integrated circuit having a programmable circuit, which uses only a standard NFET device as an anti-fuse, that allows a user to select discretionary or redundant circuitry.
The antifuse device of the invention has an advantage over conventional fuses and anti-fuses in that the element as programmed works with a resistance of only about one to ten kilo-ohms, as opposed to other anti-fuses which require much lower resistances.
Another aspect of the invention is that it takes only one hot spot to form a bridge across a channel length to achieve the desired resistance reduction to program the anti-fuse NFET. Another advantage of the invention is that the antifuse can be programmed either at the wafer level using probes, or at the module level using input pins on the IC.
Another object of the invention is realized by a method of programming a one time programmable element in an integrated circuit. This is done by applying to a PFET device a first biasing voltage, where the PFET device is connected between a first voltage source and an NFET device. Additionally, a second biasing voltage may be applied to the PFET gate, which would connect the NFET device to the first voltage source and thus short the NFET device.
BRIEF DESCRIPTION OF DRAWINGS
The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings. It is noted that like numbering in different figures represent like breaks down, and in effect "blows" the antifuse. This opera tion is described in more detail below. Once NFET22 is permanently "blown," it acts as a closed circuit creating a direct connection from node 24 to ground 26. With node 24 permanently grounded, discretionary circuit 28 will be per manently coupled to the supply voltage Vdd because PFET 28a is always on, thus being activated for operation. It is pointed out that when a particular discretionary circuit is not needed, for example discretionary circuit 29, control circuitry 16a will keep the associated PFET, located in the antifuse circuit 12a, open during the application of the high voltage on node 14. Thus, the PFET will prevent the high voltage from being applied to the antifuse NFET within antifuse circuit 12a and thus not activate the associated discretionary circuitry 29.
It is further pointed out that by having many antifuse circuits coupled to node 14 a user is capable of programming many discretionary circuits at once. Additionally, this inven tion anticipates using many types and varieties of discre tionary circuits on a single integrated circuit, for example a redundant memory cell or sense amp. One skilled in the art will easily understand from the foregoing description and the following figures that there are other methods to activate the discretionary circuit using variations of the illustrated circuitry. Specifically, in reference to FIG. 2 , there is shown a second embodiment of NFET22. In this example, the gate could be tied to the source of NFET22. In reference to FG.
3, there is shown a third embodiment where the gate of NFET22 is coupled to ground through a diode 30 . FIG. 4 illustrates that the gate of NFET22 could be coupled to a floating node 32. Finally, FIG. 5 illustrates that it is con templated to have the gate of NFET22 coupled to a second control circuit that can be either on or off the integrated circuit 10.
In reference to FIG. 6 in FIG. 1 . In general, as the FET channel length increases between the source and drain more voltage is required between the source and drain to cause a voltage breakdown in the device. Generally, it is understood that a voltage breakdown is caused by eitherapunch through and/or avalanche breakdown. NFET 60 and PFET 62 curves represent the gate-to-source maximum voltage that can be applied to the devices before they will break down. Graph section 56 illustrates an approximation of a relative device breakdown dependence on channel lengths used in current manufacturing processes between PFET and NFET. Voltage gap 58 shows the differences between the NFET and PFET voltage breakdown curves. Voltage X is an applied voltage to the circuitin FIG. 1 that would cause a voltage breakdown in the NFET22 but notin the PFET20. In practice the upper value of the PFET voltage is 9V and for the NFET is 6.5V, Such that Vx is 7.5V.
With reference to FIG. 8, a plan view of NFET 22 is shown. In operation, voltage breakdown of the NFET 22 device begins when the drain 44 undergoes an avalanche breakdown of a magnitude and duration sufficient to gener ate thermal heating at a localized hot spot 64. It is under stood in electrostatic discharge technology, as applied to silicides, that there will always be a localized hot spot 64 in every device located somewhere along the width of the drain 44 abutting the channel 45. Once a localized hot spot is established, the generated heat enables sufficient outdiffu sion of the dopant from the drain 44 to form a bridge 68 of n-type dopant to extend from the drain 44, through the channel 45, to the source electrode 43. As a result, the bridge 68 has either formed a region having a decreased electronic barrier to the source to drain conduction, or has increased the N-type dopant density in that portion of the channel 45. It is also noted that bridge 68 may be formed by melting of the silicon in the channel if the right parameters exist.
It has been experimentally established that the operation of the antifuse circuit willfunction if the resistance of bridge 68 has been lowered to about ten kilo-ohms. More specifically, for an NFET22 having a channel width of 10 In channel length of 0.5 m, the gate and source at ground, and an applied drain voltage of 6.5V, the resulting channel resistance was on the order of a few hundred ohms. With this range of channel resistance, with Vdd=5V and Vg=Vs=OV there is enough leakage through the NFET 22 to perma nently activate the discretionary circuit 28. Therefore, the NFET 22 has provided anti-fuse operation advantages by being "shorted out", or "blown." It is noted that by using better detection circuits higher resistances in the bridge will work, eg. in the range of 10k to 100k ohms.
It is additionally noted that by using the unbiased, or zero voltage, instead of a biased gate device, NFET designs illustrated in FIGS. 1, 3, 4, and 5, circuit designers can use smaller channel width PFETs to switch the high voltage from node 14 to 24. This provides the added advantage of allowing for denser integrated circuit designs.
It is further noted that the use of an NFET anti-fuse allows IC manufacturers to program the antifuse at the wafer level.
To blow discrete devices at the wafer level is generally achieved by using testers with probes being attached to discrete locations on the chip.
